

Power sequencing (see DS181):  
 VCCINT (1V)  
 VCCBRAM (1V)  
 VCCAUX (1.8V)  
 VCCO (3.3V, 1.35V [DDR3 @ bank 35])  
 VCCINT + MGTAVCC (1V)  
 MGTAVTT (1.2V)

4.7u and smaller decoupling caps:  
 place within 2" of FPGA; closer better.  
 Minimize inductance, see  
 Xilinx UG483 chapter 2

Unless otherwise noted, ceramic  
 (X5R, X7R) capacitors acceptable.

I/O bracket  
 mounting holes





Sheet: /  
 File: pcie-memorydumper.sch

**Title:**


Size: A4  
 KiCad E.D.A. kicad 4.0.6

Date:


Rev:  
 Id: 1/6



Termination should match driver  
ZQ: 34R nominal for DDR3L.  
Place near RAM






Resistors may be reordered to improve routing.  
Networks 8x0402; P/N: Yageo YC248-JR-0733 Panasonic EXB2HV330JV



### DDR power supply

1.35V IO, 0.675V term



tCK = 3077 ps (325 MHz)  
DDR clock input = 200 MHz, shared with internal REFCLK


Sheet: /DDR3/  
File: ram.sch

**Title:** DDR3L SDRAM & controller; bank 35


Size: A4  
KiCad E.D.A. kicad 4.0.6

Date:

**Rev:**  
Id: 2/6




See AN201383 for routing guidelines.  
Length match clock/data.





### FPGA configuration interface

SPI flash up to 108 MHz (54 MB/s)  
FPGA bitstream -18 Mb (2.25 MB)  
Minimum frequency for PCIe startup timing = 45 MHz  
(S1, S0) = ... (F\_max = 100 Mhz @ 3.3V)  
(0, 0) => 80 MHz  
(0, 1) => 100 MHz  
(Z, 1) => 62.5 MHz  
(1, Z) => 60 MHz



### EMCCLK source




Sheet: /Config/  
File: config.sch

### Title: FPGA configuration interface & JTAG


Size: A4 Date:  
KiCad E.D.A. kicad 4.0.6

Rev:  
Id: 3/6

6x TPD1E05U06  
RX, TX, REFCLK



See UG482, table 5-14 for checklist



Test points & aux inputs  
for PCIe power


Sheet: /PCI Express/  
File: pcie.sch

**Title:** PCI express card edge connector & FPGA interface

Size: A4  
KiCad E.D.A. kicad 4.0.6

Date:

Rev:  
Id: 4/6



THE SHEET OF POWER







Sheet: /FPGA power/  
File: fpga-power.sch

Title:

Size: A4  
KiCad E.D.A. kicad 4.0.6

Date:

Rev:  
Id: 5/6



Sheet: /Utility I/O/  
File: Util.sch

**Title:**

Size: A4 Date:  
KiCad E.D.A. kicad 4.0.6

**Rev:**  
Id: 6/6